

EAST Search History

Ref #	Hits	Search Query	DBs	Default Operator	Plurals	Time Stamp
S1	969	703/22.ccls.	US-PGPUB; USPAT; EPO; DERWENT	OR	OFF	2008/01/08 18:58

EAST Search History

Ref #	Hits	Search Query	DBs	Default Operator	Plurals	Time Stamp
L1	1	ISS and (RTL near verif\$7) and @ad<"20031001"	US-PGPUB; USPAT; EPO; DERWENT	OR	OFF	2008/01/09 14:13
L2	2	(ISS near verif\$7) and @ad<"20031001"	US-PGPUB; USPAT; EPO; DERWENT	OR	OFF	2008/01/09 14:14
S7	3	(PLI or (programming adj language adj interface)) and (ISS or (instruction adj set adj simulat\$4)) and RTL and @ad<"20031001"	USPAT	OR	OFF	2008/01/09 11:45
S8	3	(PLI or (programming adj language adj interface)) and (ISS or (instruction adj set adj simulat\$4)) and RTL and @ad<"20031001"	US-PGPUB; USPAT	OR	OFF	2008/01/09 13:49
S9	3	(PLI or (programming adj language adj interface)) and (ISS or (instruction adj set adj simulat\$4)) and RTL and @ad<"20031001"	US-PGPUB; USPAT; EPO; DERWENT	OR	OFF	2008/01/09 11:45
S10	16	(PLI or (programming adj language adj interface)) and (ISS or (instruction adj set adj simulat\$4)) and @ad<"20031001"	US-PGPUB; USPAT; EPO; DERWENT	OR	OFF	2008/01/09 11:58
S11	4389	(ISS or (instruction adj set adj simulat\$4)) and @ad<"20031001"	US-PGPUB; USPAT; EPO; DERWENT	OR	OFF	2008/01/09 11:58
S12	64	(ISS or (instruction adj set adj simulat\$4)) and RTL and @ad<"20031001"	US-PGPUB; USPAT; EPO; DERWENT	OR	OFF	2008/01/09 11:59
S13	132	(ISS or (instruction adj set adj simulat\$4)) and (RTL or Verilog or VHDL) and @ad<"20031001"	US-PGPUB; USPAT; EPO; DERWENT	OR	OFF	2008/01/09 14:12
S14	2	"6295623".pn.	US-PGPUB; USPAT; EPO; DERWENT	OR	OFF	2008/01/09 12:06
S15	2	"6009256".pn.	US-PGPUB; USPAT; EPO; DERWENT	OR	OFF	2008/01/09 12:06
S16	0	("2004/0117747").URPN.	USPAT	OR	OFF	2008/01/09 12:07

EAST Search History

Ref #	Hits	Search Query	DBs	Default Operator	Plurals	Time Stamp
L1	1	ISS and (RTL near verif\$7) and @ad<"20031001"	US-PGPUB; USPAT; EPO; DERWENT	OR	OFF	2008/01/09 14:13
L2	2	(ISS near verif\$7) and @ad<"20031001"	US-PGPUB; USPAT; EPO; DERWENT	OR	OFF	2008/01/09 15:07
L3	2	"6,077,304".pn.	US-PGPUB; USPAT; EPO; DERWENT	OR	OFF	2008/01/09 15:33
L4	2	"5845064".pn.	US-PGPUB; USPAT; EPO; DERWENT	OR	OFF	2008/01/09 15:33
L5	6	("5845064").URPN.	USPAT	OR	OFF	2008/01/09 15:43
L6	9	("5438673" "5475852" "5845064" "5859962" "5859999" "5860017" "6285914" "6332201" "6643800").PN.	US-PGPUB; USPAT; USOCR	OR	OFF	2008/01/09 15:51
L7	11	("5438673").URPN.	USPAT	OR	OFF	2008/01/09 15:59
L8	0	("5822226").URPN.	USPAT	OR	OFF	2008/01/09 16:04
L9	4	("5202889" "5438673" "5488573" "5568407").PN.	US-PGPUB; USPAT; USOCR	OR	OFF	2008/01/09 16:04
L10	0	("5822226").URPN.	USPAT	OR	OFF	2008/01/09 16:07
L11	4	("5202889" "5438673" "5488573" "5568407").PN.	US-PGPUB; USPAT; USOCR	OR	OFF	2008/01/09 16:07
L12	3	("5991529").URPN.	USPAT	OR	OFF	2008/01/09 16:08
L13	10	("5357626" "5438673" "5452437" "5475852" "5845064" "5859962" "5859999" "5860017" "5892897" "5923567").PN.	US-PGPUB; USPAT; USOCR	OR	OFF	2008/01/09 16:08
L14	9	("5438673" "5475852" "5845064" "5859962" "5859999" "5860017" "6285914" "6332201" "6643800").PN.	US-PGPUB; USPAT; USOCR	OR	OFF	2008/01/09 16:14


[Web](#) [Images](#) [Video](#) [News](#) [Maps](#) [more »](#)

iss rtl verification

1970

- 2003

Search

Ad
Sc
Sc
Scholar All articles - **Recent articles** Results 1 - 10 of about 197 for **iss rtl verification**. (0.30 second)

All Results

Did you mean: **is rtl verification**[S Yoo](#)[A Jerraya](#)[G Nicolescu](#)[L Séméria](#)[R Jindal](#)**Verification of transaction-level SystemC models using RTL testbenches**R Jindal, K Jain, CRDST Microelectron, I Noida - Formal Methods and Models for Co-Design, 2003. MEMOCODE'03. ..., 2003 - [ieeexplore.ieee.org](#)... Before **verification** of any IP one should know that for what purpose ... possible to run the software directly on the **RTL**, even co-simulated with an **ISS**, due to ...[Cited by 21](#) - [Related Articles](#) - [Web Search](#)**Verification of configurable processor cores - all 8 versions »**M Puig-Medina, G Ezer, P Konas - Proceedings of the Design Automation Conference (DAC2000), 2000 - [doi.ieeecomputersociety.org](#)... to pro- duce customized versions of the processor **RTL**, the **verification** suite, and ... a code pro- filer, and an instruction set simulator (**ISS**), all extended ...[Cited by 18](#) - [Related Articles](#) - [Web Search](#)**Fast prototyping: a system design flow applied to a complex system-on-chip multiprocessor design - all 11 versions »**B Clement, R Hersemeule, E Lantreibecq, B ... - Proceedings of the 36th ACM/IEEE conference on Design ..., 1999 - [doi.ieeecomputersociety.org](#)... end of this plug-and-play process, the model is composed of the **ISS**, the BFM ... This model enables the peripherals **verification** before the core **RTL** is available ...[Cited by 13](#) - [Related Articles](#) - [Web Search](#)**The need for co-simulation in ASIC-verification - all 2 versions »**S Sjöholm, L Lindh - EUROMICRO 97.'New Frontiers of Information Technology', ..., 1997 - [ieeexplore.ieee.org](#)... In **RTL verification** the ASIC model includes all the details. ... With CO-simulation this **verification** can be made with an **ISS** connected to the hardware. ...[Cited by 6](#) - [Related Articles](#) - [Web Search](#)**Methodology for hardware/software co-verification in C/C++(short paper) - all 2 versions »**L Séméria, A Ghosh - Proceedings of the 2000 conference on Asia South Pacific ..., 2000 - [portal.acm.org](#)... in conjunction with an instruction set simulator (**ISS**). ... hardware blocks, register-transfer level (**RTL**) or behavioral ... for Hardware/Software Co-**verification** in C ...[Cited by 94](#) - [Related Articles](#) - [Web Search](#)**System C: a realistic SoC debug strategy - all 3 versions »**P Hardee - EETimes, CMP Media, 2002 - [embedded.com](#)... **Verification** in C can be done at several levels and those levels can be ... simulation between 50 and 1,000 times faster than those of **ISS/RTL**-based simulation ...[Cited by 4](#) - [Related Articles](#) - [Cached](#) - [Web Search](#)**Cost-effective co-verification using RTL-accurate C models - all 2 versions »**

PP Jain, CAEP Inc, TX Austin - Circuits and Systems, 1999. ISCAS'99. Proceedings of the


[Web](#) [Images](#) [Video](#) [News](#) [Maps](#) [more »](#)

iss verification

1970

- 2003

Search

[Ad](#)
[Sc](#)
[Sc](#)

Scholar All articles - **Recent articles** Results 1 - 10 of about 5,000 for iss verification . (0.17 second)

All Results

Did you mean: [is verification](#)[J Maier](#)[R Bonner](#)[L Séméria](#)[L Praly](#)[S Walker](#)

Methodology for hardware/software co-verification in C/C++(short paper) - all 2 versions »

L Séméria, A Ghosh - Proceedings of the 2000 conference on Asia South Pacific ..., 2000 - portal.acm.org

... First, the **verification** of the functional correctness of an applica- tion written in assembly code can be performed using **ISS**. For ...

[Cited by 94](#) - [Related Articles](#) - [Web Search](#)

Possible correlation between blood glucose concentration and the reduced scattering coefficient of ... - all 7 versions »

JS Maier, SA Walker, S Fantini, MA Franceschini, E ... - Opt. Lett, 1994 - OSA

... 22 **Iss**. 3 Experimental **verification** of a theory for the time-resolved fluorescence spectroscopy of thick tissues Applied Optics Vol. 36 **Iss**. ...

[Cited by 111](#) - [Related Articles](#) - [Web Search](#)

Formal Methods for the International Space Station ISS - all 3 versions »

J Peleska, B Buth - Correct System Design: Recent Insights and Advances, 1999 - books.google.com

... and expe- riences obtained from a **verification**, simulation and ... designed and developed by DaimlerChrysler Aerospace for the **International Space Station ISS**. ...

[Cited by 13](#) - [Related Articles](#) - [Web Search](#)

Model validation and verification of large and complex space structures

DC Zimmerman - Inverse Problems in Science and Engineering, 2000 - informaworld.com

... **MODEL VERIFICATION OF STRUCTURES 99** ... The on-orbit construction of the **International**

Space Station (ISS) has just begun, with a total of 91 planned incremental ...

[Cited by 12](#) - [Related Articles](#) - [Web Search](#)

Verification of configurable processor cores - all 8 versions »

M Puig-Medina, G Ezer, P Konas - Proceedings of the Design Automation Conference (DAC2000), 2000 - doi.ieeecomputersociety.org

... verifying the **ISS** model through the execution of extensive test suites and application code before using it as the golden model in the **verification** of a ...

[Cited by 18](#) - [Related Articles](#) - [Web Search](#)

Model for photon migration in turbid biological media - all 11 versions »

RF Bonner, R Nossal, S Havlin, GH Weiss - J. Opt. Soc. Am. A, 1987 - OSA

... 16 **Iss**. 12, (1999) Experimental **verification** of a theory for the time-resolved fluorescence spectroscopy of thick tissues Applied Optics Vol. 36 **Iss**. ...

[Cited by 170](#) - [Related Articles](#) - [Web Search](#)

A mixed abstraction level co-simulation case study using SystemC for system on chip verification - all 12 versions »

A Sayinta, G Canverdi, M Pauwels, A Alshawa, W ... - Design, Automation and Test in


[Web](#) [Images](#) [Video](#) [News](#) [Maps](#) [more »](#)

iss cosimulation

1970

- 2003

Search

[Ad](#)
[Sc](#)
[Sc](#)

Scholar All articles - Recent articles Results 1 - 10 of about 229 for iss cosimulation. (0.13 second)

All Results

Did you mean: iss co simulation[S Yoo](#)[A Jerraya](#)[M Lajolo](#)[G Nicolescu](#)[A Sangiovanni-...](#)

SystemC cosimulation and emulation of multiprocessor SoC designs - all 7 versions »

L Benini, D Bertozzi, D Bruni, N Drago, F Fummi, M ... - Computer, 2003 -
 ieexplore.ieee.org

... The results show that the two cosimulation approaches offer ... faster than MAL, while
 remote ISS is faster ... et al., "Scalable and Flexible Co-Simulation of SoC ...

Cited by 47 - [Related Articles](#) - [Web Search](#)

Software timing analysis using HW/SW cosimulation and instructionset simulator - all 21 versions »

J Liu, M Lajolo, A Sangiovanni-Vincentelli - Hardware/Software Codesign, 1998.
 (CODES/CASHE'98) ..., 1998 - ieexplore.ieee.org

... adapt the differences among ISS's. Based ... J. Rowson, "Hardware/Software Co-
 simulation",

Proceedings of ... Reduction in Timed Cosimulation" Proceedings of ...

Cited by 60 - [Related Articles](#) - [Web Search](#)

Scalable and flexible cosimulation of SoC designs with heterogeneous multi-processor target ... - all 10 versions »

P Gerin, S Yoo, G Nicolescu, AA Jerraya - Proceedings of the 2001 conference on Asia
 South Pacific ..., 2001 - portal.acm.org

... Tx Rx User I/F model CAP Base station model (c) Cosimulation with four ISS's and
 SystemC models HIF HIF HIF HIF A B C D E F Modem: Rx Modem: Tx Tx Rx ...

Cited by 53 - [Related Articles](#) - [Web Search](#)

A mixed abstraction level co-simulation case study using SystemC for system on chip verification - all 12 versions »

A Sayinta, G Canverdi, M Pauwels, A Alshawa, W ... - Design, Automation and Test in
 Europe Conference and ..., 2003 - ieexplore.ieee.org

... Fig. 7 SystemC/ISS co-simulation 5.3 SystemC+VHDL+ISS ... BANK 3 BANK 2
 BANK 1 BANK 0

4 Banks of ROM 4 Banks of RAM Fig. 8 VHDL / ISS co-simulation test case ...

Cited by 14 - [Related Articles](#) - [Web Search](#)

[PDF] Fast Prototyping of an IS-95 CDMA Cellular Phone: a Case Study - all 3 versions »

S Yoo, J Lee, J Jung, K Rha, Y Cho, K Choi - Proc. the 6th Conference of Asia Pacific
 Chip Design ..., 1999 - poppy.snu.ac.kr

... interface stars and the ARM7 ISS can consume ... Overhead Reduction in Timed
 Cosimulation",

Proc. ... [4] JA Rowson, "Hardware/Software Co-Simulation", Proc. ...

Cited by 18 - [Related Articles](#) - [View as HTML](#) - [Web Search](#)

Timed HW-SW cosimulation using native execution of OS and application SW - all 6 versions »


[Web](#) [Images](#) [Video](#) [News](#) [Maps](#) [more »](#)

iss cosimulation rtl

1970

- 2003

Search

Ad
Sc
Sc
Scholar All articles - **Recent articles** Results 1 - 10 of about 142 for iss cosimulation rtl. (0.16 seco

All Results

Did you mean: [iss co simulation rtl](#)[A Jerraya](#)[S Yoo](#)[M Lajolo](#)[G Nicolescu](#)[A Sangiovanni-...](#)
SystemC cosimulation and emulation of multiprocessor SoC designs - all 7 versions »

 L Benini, D Bertozzi, D Bruni, N Drago, F Fummi, M ... - Computer, 2003 -
[ieeexplore.ieee.org](#)

 ... The results show that the two **cosimulation** approaches offer ... faster than MAL, while
 remote **ISS** is faster ... et al., "Scalable and Flexible **Co-Simulation** of SoC ...

 Cited by 47 - [Related Articles](#) - [Web Search](#)
**Scalable and flexible cosimulation of SoC designs with heterogeneous
 multi-processor target ... - all 10 versions »**

 P Gerin, S Yoo, G Nicolescu, AA Jerraya - Proceedings of the 2001 conference on Asia
 South Pacific ..., 2001 - [portal.acm.org](#)

 ... Mixed-level **cosimulation** can also be performed. For in- stance, SW simulation
 models

 can be selected from **RTL**, eg **ISS**'s and HW simulation models can be ...

 Cited by 53 - [Related Articles](#) - [Web Search](#)
**A mixed abstraction level co-simulation case study using SystemC for
 system on chip verification - all 12 versions »**

 A Sayinta, G Canverdi, M Pauwels, A Alshawa, W ... - Design, Automation and Test in
 Europe Conference and ..., 2003 - [ieeexplore.ieee.org](#)

 ... This **co-simulation** scenario focuses only on the firmware running on the **ISS**. ... bus
 removes the above disadvantages, but usually only the **RTL** description of ...

 Cited by 14 - [Related Articles](#) - [Web Search](#)
**Software timing analysis using HW/SW cosimulation and instructionset
 simulator - all 21 versions »**

 J Liu, M Lajolo, A Sangiovanni-Vincentelli - Hardware/Software Codesign, 1998.
 (CODES/CASHE'98) ..., 1998 - [ieeexplore.ieee.org](#)

 ... adapt the differences among **ISS**'s. Based ... J. Rowson, "Hardware/Software **Co-
 simulation**",

 Proceedings of ... Reduction in Timed **Cosimulation**" Proceedings of ...

 Cited by 60 - [Related Articles](#) - [Web Search](#)
**Timed HW-SW cosimulation using native execution of OS and
 application SW - all 6 versions »**

 M Bacivarov, S Yoo, AA Jerraya - High-Level Design Validation and Test Workshop,
 2002. ..., 2002 - [ieeexplore.ieee.org](#)

 Page 1 0-7803-7655-2/02/Si 7.0Gg,2002 IEEE 51 Timed 11W-SW Co simulation Using
 Native

 Execution of OS and ... Figure 1 (b) shows **ISS**-based **cosimulation** method ...

 Cited by 14 - [Related Articles](#) - [Web Search](#)
**Legacy SystemC co-simulation of multi-processor systems-on-chip - all 7
 versions »**


[Web](#) [Images](#) [Video](#) [News](#) [Maps](#) [more »](#)

iss co-simulation rtl

1970

- 2003

Search

Ad
Sc
Sc
Scholar [All articles](#) - [Recent articles](#) Results 1 - 10 of about 142 for [iss co-simulation rtl](#). (0.10 sec)
All Results[A Jerraya](#)[S Yoo](#)[M Lajolo](#)[G Nicolescu](#)[A Sangiovanni-...](#)
Scalable and flexible cosimulation of SoC designs with heterogeneous multi-processor target ... - all 10 versions »

P Gerin, S Yoo, G Nicolescu, AA Jerraya - Proceedings of the 2001 conference on Asia South Pacific ..., 2001 - portal.acm.org

 ... Mixed-level **cosimulation** can also be performed. For in- stance, SW simulation models

 can be selected from **RTL**, eg **ISS**'s and HW simulation models can be ...

 Cited by 53 - [Related Articles](#) - [Web Search](#)
SystemC cosimulation and emulation of multiprocessor SoC designs - all 7 versions »

L Benini, D Bertozzi, D Bruni, N Drago, F Fummi, M ... - Computer, 2003 - ieeexplore.ieee.org

 ... The results show that the two **cosimulation** approaches offer ... faster than MAL, while remote **ISS** is faster ... et al., "Scalable and Flexible **Co-Simulation** of SoC ...

 Cited by 47 - [Related Articles](#) - [Web Search](#)
A mixed abstraction level co-simulation case study using SystemC for system on chip verification - all 12 versions »

A Sayinta, G Canverdi, M Pauwels, A Alshawa, W ... - Design, Automation and Test in Europe Conference and ..., 2003 - ieeexplore.ieee.org

 ... This **co-simulation** scenario focuses only on the firmware running on the **ISS**. ... bus removes the above disadvantages, but usually only the **RTL** description of ...

 Cited by 14 - [Related Articles](#) - [Web Search](#)
Legacy SystemC co-simulation of multi-processor systems-on-chip - all 7 versions »

L Benini, D Bertozzi, D Bruni, N Drago, F Fummi, M ... - Computer Design: VLSI in Computers and Processors, 2002. ..., 2002 - ieeexplore.ieee.org

 ... will refer to this solution as "**RTL**" simulation, to ... instruction-set simulators within the **co-simulation** environment. ... The **ISS** and the C/C++ co-simulator run ...

 Cited by 11 - [Related Articles](#) - [Web Search](#)
Timed HW-SW cosimulation using native execution of OS and application SW - all 6 versions »

M Bacivarov, S Yoo, AA Jerraya - High-Level Design Validation and Test Workshop, 2002. ..., 2002 - ieeexplore.ieee.org

 ... 2/02/Si 7.0Gg, 2002 IEEE 51 Timed 11W-SW **Co simulation** Using Native ... in Figure 1 (a).

 The BFM works as a **cosimulation** interface between the **ISS** and the ...

 Cited by 14 - [Related Articles](#) - [Web Search](#)
Software timing analysis using HW/SW cosimulation and instructionset simulator - all 21 versions »

J Liu, M Lajolo, A Sangiovanni-Vincentelli - Hardware/Software Codesign, 1998. (CODES/CASHE'98) ..., 1998 - ieeexplore.ieee.org

 ... adapt the differences among **ISS**'s. Based ... J. Rowson, "Hardware/Software **Co-**


[Web](#) [Images](#) [Video](#) [News](#) [Maps](#) [more »](#)

[Ad](#)
[Sc](#)
[Sc](#)

Scholar All articles - **Recent articles** Results 1 - 10 of about 77 for **iss co-verification rtl**. (0.08 sec)

All Results

Did you mean: **is co-verification rtl**

[A Jerraya](#)

[S Yoo](#)

[G Nicolescu](#)

[S Liao](#)

[A Baghdadi](#)

Verification of transaction-level SystemC models using RTL testbenches

R Jindal, K Jain, CRDST Microelectron, I Noida - Formal Methods and Models for Co-Design, 2003. MEMOCODE'03. ..., 2003 - [ieeexplore.ieee.org](#)

... a coherent methodology for architecture evaluation and **co-verification** of hardware ... the software directly on the **RTL**, even co-simulated with an **ISS**, due to ...

Cited by 21 - [Related Articles](#) - [Web Search](#)

Towards a new standard for system-level design - all 11 versions »

SY Liao - Proceedings of the Eighth International Workshop on Hardware ..., 2000 - [doi.ieeecomputersociety.org](#)

... until a synthesizable behavioral or **RTL** form is ... is a key component in any **co-verification** solution; it is ... process, an instruction-set simulator (**ISS**) needs ...

Cited by 48 - [Related Articles](#) - [Web Search](#)

Legacy SystemC co-simulation of multi-processor systems-on-chip - all 7 versions »

L Benini, D Bertozzi, D Bruni, N Drago, F Fummi, M ... - Computer Design: VLSI in Computers and Processors, 2002. ..., 2002 - [ieeexplore.ieee.org](#)

... Linked **RTL** Remote ... the interface, obtained by transparently em- bedding the **ISS** within the ... A. Ghosh, "Methodology for Hardware/Software **Co-verification** in C ...

Cited by 11 - [Related Articles](#) - [Web Search](#)

[PDF] Advanced Methods for SOC Concurrent Engineering - all 7 versions »

C Chevallaz, N Mareau, F Ghenassia- ... - Proc. of Design, Automation and Test in Europe Conference (..., 2002 - [bitchip.co.kr](#)

... The **co-verification** platform enabled the early integration of software on the ... is now convinced of the gain of the '**RTL** Platform' with **ISS** and will ...

Cited by 2 - [Related Articles](#) - [View as HTML](#) - [Web Search](#)

[PDF] IP Authoring and Integration for HW/SW Co-Design and Reuse—Lessons Learned - all 2 versions »

F Schirrmeister, M Meindl, S Krolikoski - Proceedings of the 9th IEEE/DATC Electronic Design Processes ..., 2002 - [googlealert.com](#)

... made available through OMI for co-simulation and **co-verification**. ... design kit will be the actual **RTL** model plus ... For actual verification **ISS** models have to be ...

Cited by 4 - [Related Articles](#) - [View as HTML](#) - [Web Search](#)

Methodology for Hardware/Software Co-verification in C/C+ - all 9 versions »

L Séméria, A Ghosh - Design Automation Conference, 2000. Proceedings of the ASP- ..., 2000 - [doi.ieeecomputersociety.org](#)

... conjunction with an instruction set simulator (**ISS**). ... blocks, register- transfer level (**RTL**) or behavioral ... Methodology for Hardware/Software **Co-verification** in C ...

[Related Articles](#) - [Web Search](#)

System C: a realistic SoC debug strategy - all 3 versions »